

1046 U.S. PTO
10/080424
02/22/02

U.S. UTILITY Patent Application

PATENT NUMBER and
ISSUE DATE

APPL NUM 10080424	FILING DATE 02/22/2002	CLASS 438	SUBCLASS 166	GAU 2812	EXAMINER COLEMAN
----------------------	---------------------------	--------------	-----------------	-------------	---------------------

**APPLICANTS: Hagino Takashi; Imao Kazuhiro; Wakita Ken; Monzen Toshio; Ogata
Hidenori; Nakanishi Shiro; Morimoto Yoshihiro;

**CONTINUING DATA VERIFIED:

BEST AVAILABLE COPY

** FOREIGN APPLICATIONS VERIFIED:
JAPAN 2001-47181 02/22/2001

PG-PUB DO NOT PUBLISH ☐

RESCIND ☐

Foreign priority claimed ☐ yes ☐ no
35 USC 119 conditions met ☐ yes ☐ no
Verified and Acknowledged Examiners's initials

ATTORNEY DOCKET NO

YKI-0084

TITLE : Method for manufacturing polycrystalline semiconductor layers and thin-film transistors, and
laser annealing apparatus

U.S. DEPT. OF COMM./PAT. & TM.-PTO-436L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED		
ISSUE FEE		Assistant Examiner	Total Claims	Print Claim for O.G.
Amount Due	Date Paid			
<input type="checkbox"/> TERMINAL DISCLAIMER		Primary Examiner	DRAWING	
			Sheets Drwg.	Figs. Drwg.
		PREPARED FOR ISSUE	Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)